5 lines
86 B
Systemverilog
5 lines
86 B
Systemverilog
|
module testbench;
|
||
|
|
initial begin
|
||
|
|
$get_arg("Hello world");
|
||
|
|
end
|
||
|
|
endmodule
|