sv_lab/2_vcs_comp/rtl/counter_a.sv

22 lines
860 B
Systemverilog
Raw Normal View History

2024-12-02 21:32:42 +08:00
//===========================================================================
// Organization : Individual Developer
// Filename : counter_a.sv
// Author : Feng Bohan
// Create Time : 20:04:22 2024-12-02
// Last Modified: 20:05:23 2024-12-02
// Abstract :
//--------------------------------------------------------------------------
// Description:
//
//--------------------------------------------------------------------------
// Modification History:
//--------------------------------------------------------------------------
// Rev Date Who Description
// --- ---- --- -----------
// 0.0.01 2024-12-02 Feng Bohan initial version
//===========================================================================
module counter_a;
string name = "counter_a";
2024-12-05 17:14:17 +08:00
string age = "10";
2024-12-02 21:32:42 +08:00
endmodule